Elsevier
Verification Techniques for System-Level Design
Subjects: Engineering,
Electronics & communications engineering
ISBN13: 9780123706164
Published: 17 Oct 2007
Format - Hardback
The release of this order may delay up to 4-6 weeks due to congestion at publisher’s warehouse.
Regular price
A$137.90
Sale price
A$137.90
Regular price
A$142.16
Verification Techniques for System-Level Design
Regular price
A$137.90
Sale price
A$137.90
Regular price
A$142.16
Product description
Shipping & Return
Shipping cost is based on weight. Just add products to your cart and use the Shipping Calculator to see the shipping price.
We want you to be 100% satisfied with your purchase. Items can be returned or exchanged within 30 days of delivery.